Fast response thermal linear motor with reduced power consumption
نویسندگان
چکیده
منابع مشابه
A 0.18 μm Differential LNA with reduced Power Consumption
This work presents the design of an inductively source degenerated CMOS differential common source cascode Low Noise Amplifier (LNA) operating at 2 GHz frequency. An inductor is added at the drain of the main transistor to reduce the noise contribution of the cascode transistors. Another inductor connected at the gate of the cascode transistor and capacitive cross-coupling are strategically com...
متن کاملReduced Power Consumption for MPEG Decoding with LNS
By reducing the accuracy of the Logarithmic Number System (LNS) it is possible to achieve lower power consumption for multimedia applications, such as MPEG, without sig-niicantly lowering the visual quality of the output. An LNS wordsize of 8 to 10 bits produces a comparable MPEG output as a xed-point wordsize of 14 to 16 bits. The switching activity of an LNS ALU that computes the Inverse Disc...
متن کاملEstimating Reduced Consumption for Dynamic Demand Response
Growing demand is straining our existing electricity generation facilities and requires active participation of the utility and the consumers to achieve energy sustainability. One of the most effective and widely used ways to achieve this goal in the smart grid is demand response (DR), whereby consumers reduce their electricity consumption in response to a request sent from the utility whenever...
متن کاملNew Cascaded Multilevel Inverter With Reduced Power Electronic Components
In this paper, a new structure for cascade multilevel inverter is presented which consists of a series connection of several sub-multilevel units. Each sub-multilevel unit comprises of eight unidirectional switches, two bidirectional switches, and six DC voltage sources. For the proposed cascade topology, two algorithms are presented to produce all possible levels at the output voltage waveform...
متن کاملA Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption using MTCMOS Technique
In modern high performance integrated circuits, maximum of the total active mode energy is consumed due to leakage current. SRAM cell array is main source of leakage current since majority of transistor are utilized for on-chip memory in today high performance microprocessor and system on chip designs. Therefore the design of low leakage SRAM is required. Reducing power dissipation, supply volt...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Procedia Chemistry
سال: 2009
ISSN: 1876-6196
DOI: 10.1016/j.proche.2009.07.172